

FIG. 1




FIG. 3



FIG. 2




FIG. 4




FIGURE 5

Inhibiting Chip Operation Pending Successful Memory Read




FIGURE 6

Low Voltage Read Verification Methodology




FIGURE 7